

July 1993 Revised July 1999

74LVX3245

8-Bit Dual Supply Translating Transceiver with 3-STATE Outputs

General Description

The LVX3245 is a dual-supply, 8-bit translating transceiver that is designed to interface between a 3V bus and a 5V bus in a mixed 3V/5V supply environment. The Transmit/ Receive (T/R) input determines the direction of data flow. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable input, when HIGH, disables both A and B Ports by placing them in a high impedance condition. The A Port interfaces with the 3V bus; the B Port interfaces with the 5V bus.

The LVX3245 is suitable for mixed voltage applications such as notebook computers using 3.3V CPU and 5V peripheral components.

Features


- Bidirectional interface between 3V and 5V buses
- Inputs compatible with TTL level
- 3V data flow at A Port and 5V data flow at B Port
- Outputs source/sink 24 mA
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Implements proprietary EMI reduction circuitry
- Functionally compatible with the 74 series 245

Ordering Code:

Order Number	Package Number	Package Description
74LVX3245WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVX3245QSC	MQA24	24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide
74LVX3245MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4,4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Logic Symbol



Pin Descriptions

Pin Names	Description
ŌĒ	Output Enable Input
T/R	Transmit/Receive Input
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs
B ₀ -B ₇	Side B Inputs or 3-STATE Outputs

Connection Diagram




Truth Table

Inp	uts	Outputs
ŌĒ	T/R	
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
н	Х	HIGH-Z State

- $$\begin{split} & H = \text{HIGH Voltage Level} \\ & L = \text{LOW Voltage Level} \\ & X = \text{Immaterial} \end{split}$$

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CCA}, V_{CCB}) -0.5V to +7.0V DC Input Voltage (V_I) @ OE, T/R -0.5V to $V_{CCA} + 0.5V$

DC Input/Output Voltage (V_{I/O})

@ A_n $-0.5\mbox{V}$ to $\mbox{V}_{\mbox{CCA}} + 0.5\mbox{V}$ -0.5V to $V_{CCB} + 0.5V$ @ B_n

DC Input Diode Current (I_{IN})

@ OE, T/R ±20 mA DC Output Diode Current (I_{OK}) ±50 mA

DC Output Source or

Sink Current (I_O) ±50 mA

 ${\rm DC}\ {\rm V_{CC}}\ {\rm or}\ {\rm Ground}\ {\rm Current}$

per Output Pin (I_{CC} or I_{GND}) ±50 mA and Max Current @ I_{CCA} ±100 mA ±200 mA @ I_{CCB}

 -65°C to $+150^{\circ}\text{C}$

±300 mA

Storage Temperature Range (T_{STG}) DC Latch-Up Source or

Sink Current

Recommended Operating Conditions (Note 2)

Supply Voltage

2.7V to 3.6V V_{CCA} 4.5V to 5.5V V_{CCB} Input Voltage (V_I) @ \overline{OE} , T/\overline{R} 0V to $V_{\mbox{\footnotesize CCA}}$ Input/Output Voltage (VI/O)

0V to $V_{\mbox{\scriptsize CCA}}$ 0V to $V_{\mbox{\scriptsize CCB}}$ -40°C to +85°C

Free Air Operating Temperature (T_A) Minimum Input Edge Rate ($\Delta t/\Delta V$) 8 ns/V

 $V_{\mbox{\scriptsize IN}}$ from 30% to 70% of $V_{\mbox{\scriptsize CC}}$

V_{CC} @ 3.0V, 4.5V, 5.5V

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical . Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused Pins (inputs and I/Os) must be held HIGH or LOW. They

DC Electrical Characteristics

Symbol	bol Parameter		V _{CCA} V _{CCB} T _A = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions		
Syllibol			(V)	(V)	Тур	Gua	aranteed Limits	Units	Conditions
V _{IHA}	Minimum HIGH Level	$A_n, T/\overline{R},$	3.6	5.0		2.0	2.0		
	Input Voltage	ŌE	2.7	5.0		2.0	2.0	V	V _{OUT} ≤ 0.1V or
V _{IHB}		B _n	3.3	4.5		2.0	2.0	·	≥ V _{CC} - 0.1V
			3.3	5.5		2.0	2.0		
V _{ILA}	Maximum LOW Level	A_n , T/\overline{R} ,	3.6	5.0		0.8	0.8		
	Input Voltage	OE	2.7	5.0		0.8	0.8	V	V _{OUT} ≤ 0.1V or
V _{ILB}	1	B _n	3.3	4.5		0.8	0.8	١ ٧	≥ V _{CC} -0.1V
			3.3	5.5		0.8	0.8		
V _{OHA}	Minimum HIGH Level		3.0	4.5	2.99	2.9	2.9		$I_{OUT} = -100 \mu A$
	Output Voltage		3.0	4.5	2.65	2.35	2.25	V	$I_{OH} = -24 \text{ mA}$
			2.7	4.5	2.5	2.3	2.2	V	$I_{OH} = -12 \text{ mA}$
			2.7	4.5	2.3	2.1	2.0		$I_{OH} = -24 \text{ mA}$
V _{OHB}			3.0	4.5	4.5	4.4	4.4	V	$I_{OUT} = -100 \mu A$
			3.0	4.5	4.25	3.86	3.76	· ·	$I_{OH} = -24 \text{ mA}$
V _{OLA}	Maximum LOW Level		3.0	4.5	0.002	0.1	0.1		I _{OUT} =100 μA
	Output Voltage		3.0	4.5	0.21	0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
			2.7	4.5	0.11	0.36	0.44		$I_{OL} = 12 \text{ mA}$
			2.7	4.5	0.22	0.42	0.5		$I_{OL} = 24 \text{ mA}$
V _{OLB}			3.0	4.5	0.002	0.1	0.1	V	$I_{OUT} = 100 \mu A$
			3.0	4.5	0.18	0.36	0.44	•	$I_{OL} = 24 \text{ mA}$
I _{IN}	Maximum Input								
	Leakage Current		3.6	5.5		±0.1	±1.0	μΑ	$V_I = V_{CCB}$, GND
	@ OE, T/R								
I _{OZA}	Maximum 3-STATE								$V_I = V_{IL}, V_{IH}$
	Output Leakage		3.6	5.5		±0.5	±5.0	μΑ	$\overline{OE} = V_{CCA}$
	@ A _n								$V_O = V_{CCA}$, GND
I _{OZB}	Maximum 3-STATE								$V_I = V_{IL}, \ V_{IH}$
	Output Leakage	Output Leakage		5.5		±0.5	±5.0	μΑ	$\overline{OE} = V_{CCA}$
	@ B _n								$V_O = V_{CCB}$, GND

DC Electrical Characteristics (Continued)

Symbol	abol Parameter		V _{CCA}	V _{CCB}	T _A = -	+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Symbol			(V)	(V)	Тур			Ullits	Conditions	
ΔI_{CC}	Maximum	B _n	3.6	5.5	1.0	1.35	1.5	mA	$V_I = V_{CCB} - 2.1V$	
	I _{CCT} /Input @	A _n , T/R,	3.6	5.5		0.35	0.5	mA	V _I = V _{CCA} -0.6V	
I _{CCA}	Quiescent V _{CCA}								$A_n = V_{CCA}$ or GND	
	Supply Current		3.6	5.5		5	50	μΑ	$B_n = V_{CCB}$ or GND,	
									$\overline{OE} = GND, T/\overline{R} = GND$	
I _{CCB}	Quiescent V _{CCB}								$A_n = V_{CCA}$ or GND	
	Supply Current		3.6	5.5		8	80	μΑ	$B_n = V_{CCB}$ or GND,	
									$\overline{OE} = GND, T/\overline{R} = V_{CCA}$	
V _{OLPA}	Quiet Output Maximum		3.3	5.0		0.8		V	(Note 3) (Note 4)	
V_{OLPB}	Dynamic V _{OL}		3.3	5.0		1.5		ı v	(Note 3) (Note 4)	
V _{OLVA}	Quiet Output Minimum		3.3	5.0		-0.8		V	(Note 2) (Note 4)	
V_{OLVB}	Dynamic V _{OL}		3.3	5.0		-1.2		l v	(Note 3) (Note 4)	
V _{IHDA}	Minimum HIGH Level		3.3	5.0		2.0				
V_{IHDB}	Dynamic Input Voltage		3.3	5.0		2.0		V	(Note 3) (Note 5)	
V _{ILDA}	Maximum LOW Level		3.3	5.0		8.0		V	(Note 3) (Note 5)	
V_{ILDB}	Dynamic Input Voltage		3.3	5.0		8.0		· ·	(Note 3) (Note 3)	

Note 3: Worst case package.

 $\textbf{Note 4:} \ \text{Max number of outputs defined as (n). Data inputs are driven 0V to V}_{\text{CC}} \ \text{level}; one output at GND.$

Note 5: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to V_{CC} level. Input-under-test switching: V_{CC} level to threshold (V_{IHD}), 0V to threshold (V_{ILD}), f = 1 MHz.

AC Electrical Characteristics

		T _A = +25°C C _L = 50 pF			$T_A = -40$ °C to +85°C $C_L = 50$ pF		C _L = 50 pF			
Symbol	Parameters	V _{CC}	_{\(\)} = 3.3V (No	ote 6)	V _{CCA} = 3.3V (Note 6)		$V_{CCA} = 2.7V$		Units	
		V _{CCB} = 5.0V (Note 7)			V _{CCB} = 5.0V (Note 7)		$V_{CCB} = 5.0V$ (Note 7)		ı	
		Min	Тур	Max	Min	Max	Min	Max		
t _{PHL}	Propagation Delay	1.0	5.4	8.0	1.0	8.5	1.0	9.0	ne	
t _{PLH}	A to B	1.0	5.6	7.5	1.0	8.0	1.0	8.5	ns	
t _{PHL}	Propagation Delay	1.0	5.1	7.5	1.0	8.0	1.0	8.5	ns	
t _{PLH}	B to A	1.0	5.7	7.5	1.0	8.0	1.0	8.5	8.5	
t _{PZL}	Output Enable	1.0	4.8	8.0	1.0	8.5	1.0	9.0	no	
t _{PZH}	Time OE to B	1.0	6.3	8.5	1.0	9.0	1.0	9.5	ns	
t _{PZL}	Output Enable	1.0	6.3	8.5	1.0	9.0	1.0	9.5		
t _{PZH}	Time OE to A	1.0	6.8	9.0	1.0	9.5	1.0	10.0	ns	
t _{PHZ}	Output Disable	1.0	5.3	7.5	1.0	8.0	1.0	8.5		
t _{PLZ}	Time OE to B	1.0	4.2	7.0	1.0	7.5	1.0	8.0	ns	
t _{PHZ}	Output Disable	1.0	5.3	8.0	1.0	8.5	1.0	9.0		
t _{PLZ}	Time OE to A	1.0	3.7	6.5	1.0	7.0	1.0	7.5	ns	
toshl	Output to Output									
t _{OSLH}	Skew (Note 8)		1.0	1.5		1.5		1.5	ns	
	Data to Output									

Note 6: Voltage Range 3.3V is 3.3V \pm 0.3V.

Note 7: Voltage Range 5.0V is 5.0V \pm 0.5V.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.

Capacitance


Symbol	Parameter		Тур	Units	Conditions
C _{IN}	Input Capacitance		4.5	pF	V _{CC} = Open
C _{I/O}	Input/Output		15	pF	$V_{CCA} = 3.3V$
	Capacitance		13		V _{CCB} = 5.0V
C _{PD}	Power Dissipation $A \rightarrow B$		55	pF	$V_{CCB} = 5.0V$
	Capacitance (Note 9)	$B \rightarrow A$	40	ÞΓ	$V_{CCA} = 3.3V$

Note 9: C_{PD} is measured at 10 MHz

8-Bit Dual Supply Translating Transceiver

The LVX3245 is a dual supply device capable of bidirectional signal translation. This level shifting ability provides an efficient interface between low voltage CPU local bus with memory and a standard bus defined by 5V I/O levels. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5V I/O levels.

Manufactured on a sub-micron CMOS process, the LVX3245 is ideal for mixed voltage applications such as notebook computers using 3.3V CPU's and 5V peripheral devices.



Power Up Considerations

To insure that the system does not experience unnecessary $I_{\rm CC}$ current draw, bus contention, or oscillations during power up, the following guidelines should be adhered to (refer to Table 1):

- Power up the control side of the device first. This is the $\ensuremath{V_{\text{CCA}}}.$
- OE should ramp with or ahead of V_{CCA}. This will help guard against bus contention.
- The Transmit/Receive control pin (T/\overline{R}) should ramp with V_{CCA} , this will ensure that the A Port data pins are con-

figured as inputs. With V_{CCA} receiving power first, the A I/O Port should be configured as inputs to help guard against bus contention and oscillations.


A side data inputs should be driven to a valid logic level.
This will prevent excessive current draw.


The above steps will ensure that no bus contention or oscillations, and therefore no excessive current draw occurs during the power up cycling of these devices. These steps will help prevent possible damage to the translator devices and potential damage to other system components.

TABLE 1. Low Voltage Translator Power Up Sequencing Table

Device Type	V _{CCA}	V _{CCB}	T/R	ŌĒ	A Side I/O	B Side I/O	Floatable Pin Allowed
74LVX3245	3V	5V	ramp	ramp	logic	outputs	No
	(power up 1st)	configurable	with V _{CCA}	with V _{CCA}	0V or V _{CCA}		

Please reference Application Note AN-5001 for more detailed information on using Fairchild's LVX Low Voltage Dual Supply CMOS Translating Transceivers.





24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com